Fast Parallel Multiplier using 2×2 Submultipliers
نویسندگان
چکیده
منابع مشابه
A fast wallace-based parallel multiplier in quantum-dot cellular automata
Physical limitations of Complementary Metal-Oxide-Semiconductors (CMOS) technology at nanoscale and high cost of lithography have provided the platform for creating Quantum-dot Cellular Automata (QCA)-based hardware. The QCA is a new technology that promises smaller, cheaper and faster electronic circuits, and has been regarded as an effective solution for scalability problems in CMOS technolog...
متن کاملA fast wallace-based parallel multiplier in quantum-dot cellular automata
Physical limitations of Complementary Metal-Oxide-Semiconductors (CMOS) technology at nanoscale and high cost of lithography have provided the platform for creating Quantum-dot Cellular Automata (QCA)-based hardware. The QCA is a new technology that promises smaller, cheaper and faster electronic circuits, and has been regarded as an effective solution for scalability problems in CMOS technolog...
متن کاملA Fast and Energy Efficient Radix-8 Booth Multiplier using Brent kung Parallel prefix Adder
An exceptional moduli set Residue Number System (RNS) of high element go (DR) can accelerate the execution of very large word-length tedious increases found in applications like open key cryptography. The modulo 2-1 multiplier is normally the noncritical data path among all modulo multipliers in such high-DR RNS multiplier. This planning slack can be abused to diminish the framework region and ...
متن کاملDesign of Fast Pipelined Multiplier using Modified Redundant Adder
Carry free arithmetic using higher radix number system such as Redundant Binary Signed Digit can be used to meet the demand for computers operating at much higher speeds. The computation speed can also be increased by using the suitable design of adder and multiplier circuits. Fast RBSD adder cells suggested by Neelam Sharma in 2006 using universal logic are modified in the proposed design by r...
متن کاملCompact and Fast Multiplier Using Dual Array Tree Structure
In this papcr, a parallel multiplier topology with compact area and fast speed is presented. This new architccturc includcs dual partial product arrays, which is divided from oncpartial product plane ofaconventional array multiplier. Due to parallel operation of this proposed dual array, multiplication speed is increased twice. Outputs of both arrays arc summed with a binary trcc addcr, whilc e...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEJ Transactions on Electronics, Information and Systems
سال: 1999
ISSN: 0385-4221,1348-8155
DOI: 10.1541/ieejeiss1987.119.1_136